

Use this form when the error is PTO fault IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANTS:

Stengel et al.

SERIAL NO.:

10/036,550

PATENT NO.:

6,819,181 B2

FILED:

12/21/2001

ISSUED:

11/16/2004

DOCKET NO.: CM03422J

ENTITLED:

A METHOD AND STRUCTURE FOR INTEGRATED CIRCUIT

INTERFERENCE ISOLATION ENHANCEMENT

Certificate of Mailing

Date of deposit: Feb (UCKU

I hereby certify that this paper is being deposited with the United States Postal Service on the date indicated above, via First Class Mail with sufficient postage attached thereto, in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

nted Name of Person Mailing F

REQUEST FOR A CERTIFICATE OF CORRECTION UNDER 37 CFR § 1.322

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Certificate FEB 2 3 2005

Sir:

of Correction

In accordance with the provisions of 37 CFR § 1.322 of the Rules of Practice, which implement 35 USC § 254, the Patent and Trademark Office is respectfully requested to issue a Certificate of Correction in the above-identified patent. It is certified that errors appear in the above-identified patent as shown in the attached Certificate of Correction. Applicant certifies that the errors are of a minor character and were not the fault of Applicant. Since the changes necessary to correct these errors in the patent would not constitute new matter, and would not require re-examination, Applicant prays a Certificate of Correction will issue. Since errors were not the fault of Applicant, it is believed that there will not be a fee for this Certificate of Correction.

Motorola, Inc.

Customer No.: 22917

Respectfully submitted,

By

mes A. Lamb

Attorney for Applicants Registration No. 38,529

Phone: (847) 576-5054

U. S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. (Also Form PTO-1050)

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.:

6,819,181 B2

DATE:

11/16/2004

INVENTOR(S):

Stengel et al.

It is certified that error appears in the above-identified patent and that said Letters Patent are hereby corrected as shown below:

1. A method for signal isolation in electronic circuits, further comprising:

acquiring a signal of interest (SOI) at a local node;

coupling the SOI to a plurality of transmission paths, wherein each transmission path of the plurality of transmission paths has a phase and a delay distinct from others of the plurality of transmission paths; setting the delay and phase of each transmission path of the plurality of transmission paths; and

combining the plurality of transmission paths at a remote node, wherein a signal at the remote node is created by summing a plurality of signals received on the plurality of transmission paths, said summation occurring in an in-phase manner in accordance with the selection of the delay and phase of each transmission path of the plurality of transmission paths, wherein the phase and delay of each transmission path are chosen to optimize an out-of-phase addition of a plurality of induced noise contributions that are essentially in-phase on the corresponding plurality of transmission paths.

12. A structure for signal isolation in electronic circuits, comprising:

a first node of a plurality of nodes of an input stage, said first node operable to receive a signal of interest (SOI);

the first node of the input stage coupled to a plurality of nodes of the plurality of nodes through a plurality of corresponding coupled elements, thereby creating a plurality of corresponding phased signals corresponding to the SOI;

each node of the plurality of nodes coupled to a plurality of transistive elements, said plurality of transistive elements operable to create a plurality of output signals at an output stage, said plurality of output signals proportional to the plurality of corresponding phased signals;

a plurality of remote nodes at the output stage coupled to the plurality of transistive

which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CER 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. (Also Form PTO-1050)

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.:

6,819,181 BZ

DATE:

11/16/2004

INVENTOR(S):

Stengel et al.

It is certified that error appears in the above-identified patent and that said Letters Patent are hereby corrected as shown below:

1. A method for signal isolation in electronic circuits, further comprising:

acquiring a signal of interest (SOI) at a local node;

coupling the SOI to a plurality of transmission paths, wherein each transmission path of the plurality of transmission paths has a phase and a delay distinct from others of the plurality of transmission paths; setting the delay and phase of each transmission path of the plurality of transmission paths; and

combining the plurality of transmission paths at a remote node, wherein a signal at the remote node is created by summing a plurality of signals received on the plurality of transmission paths, said summation occurring in an in-phase manner in accordance with the selection of the delay and phase of each transmission path of the plurality of transmission paths, wherein the phase and delay of each transmission path are chosen to optimize an out-of-phase addition of a plurality of induced noise contributions that are essentially in-phase on the corresponding plurality of transmission paths.

12. A structure for signal isolation in electronic circuits, comprising:

a first node of a plurality of nodes of an input stage, said first node operable to receive a signal of interest (SOI);

the first node of the input stage coupled to a plurality of nodes of the plurality of nodes through a plurality of corresponding coupled elements, thereby creating a plurality of corresponding phased signals corresponding to the SOI;

each node of the plurality of nodes coupled to a plurality of transistive elements, said plurality of transistive elements operable to create a plurality of output signals at an output stage, said plurality of output signals proportional to the plurality of corresponding phased signals;

a plurality of remote nodes at the output stage coupled to the plurality of transistive

which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CER 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

PTO/SB/ 44 (07-03) Approved for use through 01/31/2004. OMB 0651-0033

U. S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. (Also Form PTO-1050)

a plurality of additive elements coupled to the plurality of remote nodes, wherein the plurality of remote nodes are combined by
the plurality of additive elements to create a destination signal, said destination signal created by summing the plurality of corresponding
phased signals in an in-phase manner, wherein each of the plurality of transistive elements is associated with an inductive element that
couples an induced noise signal into the transistive element, and wherein the induced noise signals coupled into the plurality of transistive
elements have essentially the same phase, and wherein the plurality of coupled elements, the plurality of additive elements, and the
plurality of inductive elements are chosen to optimize an out-of phase addition of the induced noise signals.

MAILING ADDRESS OF SENDER; Motorola Law Department 1303 E. Algonquin Road Schaumburg, IL 60196 PATENT NO.6,819,181 B2

No. of additional copies

which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

PTO/SB/ 44 (07-03)
Approved for use through 01/31/2004. OMB 0651-0033
U. S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. (Also Form PTO-1050)

a plurality of additive elements coupled to the plurality of remote nodes, wherein the plurality of remote nodes are combined by the plurality of additive elements to create a destination signal, said destination signal created by summing the plurality of corresponding phased signals in an in-phase manner, wherein each of the plurality of transistive elements is associated with an inductive element that couples an induced noise signal into the transistive element, and wherein the induced noise signals coupled into the plurality of transistive elements have essentially the same phase, and wherein the plurality of coupled elements, the plurality of additive elements, and the plurality of inductive elements are chosen to optimize an out-of phase addition of the induced noise signals.

MAILING ADDRESS OF SENDER; Motorola Law Department 1303 E. Algonquin Road Schaumburg, IL 60196 PATENT NO. 6,819,181 B2

No. of additional copies

which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.